

USER MANUAL

COMPACTRIO RESOLVER TO DIGITAL CONVERSION MODULE RDK9316

Art.Nr. 86257



SET GmbH

August-Braun-Str. 1 88239 Wangen/Allgäu Germany Tel.: +49 (0)7522 91687-600 Fax: +49 (0)7522 91687-899

Copyrights:

SET GmbH All rights reserved.

Information contained herein is the property of SET GmbH and shall not be duplicated, copied, used or disclosed in whole or in part of any purpose. The right of duplication, use or disclosure is permitted only by written agreement of SET GmbH, August Braun Str. 1, 88239 Wangen/Germany.

LabVIEW, CompactRIO, TestStand are Trademarks of National Instruments



Table Of Contents

1.	Important Instructions
1.1	Initial Inspection4
1.2	Safety Instructions4
1.2.1	Module Failure
1.2.2	Impermissible Applications
1.2.3	Module Installation And Removal4
1.2.4	Electrical Connections4
2.	Module Overview
3.	Getting Started
3.1	Software-Requirements
3.2	Driver-Installation6
3.3	RDK9316 Compact RIO LabVIEW Drivers7
3.3.1	Copying The Driver Files Into New Projects
3.3.2	NI PCI/PXI FPGA-Card Driver Application
3.3.2.1	Creation of a new Project
3.3.2.2	Creating a New FPGA-Target14
3.3.2.3	Adding An R-Series Expansion Chassis16
3.3.2.4	Adding The RDK9316 Driver Components To A Project17
3.3.2.5	Adding RDK9316 Modules To The Project Via Drag-And-Drop Function18
3.3.2.6	Adding RDK9316 Modules To The Project Via The Discovery-Function19
3.3.2.7	Adding FPGA Example-Applications
3.3.2.8	Saving The Project
3.3.2.9	Compiling And Running The Example Application25
3.3.3	Using The Driver Together With A NI RealTime CompactRIO
3.4	Connecting The Resolver
3.5	Running The Application Example
4.	Application Development
4.1.1	RDK9316 Driver And Communication
4.1.1.1	Driver-VI Implementation
4.1.1.2	Triggering RDK9316 Functions Via Functions-VIs
4.1.1.3	Initialising And Clearing The FIFO Buffers
4.1.1.4	Application To Module Communication Diagram
4.2	RDK9316 Driver-Instructions
4.3	RDK9316 Driver Error Codes



4.4	Module Identification Under LabVIEW	39
4.5	Saving The Setup	39
4.6	Auto Ratio	39
5.	Technical Specification	40
5.1	Housing	40
5.2	External Power Supply	40
5.3	Excitation Output	40
5.4	Sinus And Cosine Signal Inputs	41
5.5	Position Processing	41
5.6	Environmental Conditions	41
5.7	Connector Pinout	42
6.	Module Calibration	42
7.	Module Maintenance	42
8.	Service Address	42



1. IMPORTANT INSTRUCTIONS

Please read all instructions carefully before the RDK9316 is installed into a cRIO chassis or connected to other equipment!

1.1 INITIAL INSPECTION

Check that the shipment is complete and note whether any damage has occurred during transport. If the contents are incomplete or there is damage, file a claim with the carrier immediately, and notify the SET GmbH service contact to facilitate the repair or replacement of the module. The address is listed in the back of the manual.

The following parts should be included in the shipment:

- ✓ RDK9316 module
- ✓ CD-ROM with driver software, application examples and manual

1.2 SAFETY INSTRUCTIONS

1.2.1 MODULE FAILURE

Do not install the RDK9316 module into a cRIO chassis when the module is obviously damaged:

- physical damage
- lose parts inside the module

1.2.2 IMPERMISSIBLE APPLICATIONS



The module is designed for laboratory use. Installing or operating the module in explosive or hazardous environments is not permissible and may result in serious injury or death!

1.2.3 MODULE INSTALLATION AND REMOVAL



Hot Surface!

The module may be hot. Touching the module may result in body injury!

1.2.4 ELECTRICAL CONNECTIONS




The module is not designed to isolate voltage levels of more than $50V_{DC}$. Do not exceed the voltage levels according to the technical specifications. Not following this instruction may result in module damage and serious injury or death!




2. MODULE OVERVIEW

RDK 9316 is a compact, reliable and highly versatile Resolver-to-digital conversion module. All commonly used Resolvers can be easily connected to the module without any additional signal adaption. The module has a built-in excitation oscillator inclusive power stage which can drive most Resolvers directly without the necessity of an external power booster. All module parameter are interactively adjustable via software. A sensor-detection functionality automatically adjusts the module to the specific sensor ratio.



The RDK 9316 accepts a wide voltage supply range from 9V to 36V and provides galvanic isolation between the cRIO rack and the demodulator interface. The module is operable within the NI cRIO real time environment and can also be plugged into a NI R-series expansion chassis with PCI / PXI FPGA card. Included in delivery are all drivers required for the cRIO systems and LabVIEW integration examples.



RDK9316 applications include industrial and military position control systems such as motor control, robotics and many kinds of servo loops which use Resolvers.



3. GETTING STARTED

3.1 SOFTWARE-REQUIREMENTS

To use the RDK FPGA-Driver the following NI Software Components must be installed first:

- LabVIEW
- LabVIEW FPGA Module
- SET RDK-9316 C-Series Module ("Setup.exe" included on the SET RDK Driver-CD)


3.2 DRIVER-INSTALLATION

After Installation of the NI Software Components, the RDK driver software itself must be installed. To do this use the RDK9316 CD-ROM and follow the following instructions.

To start the installation process, execute the "setup.exe" program on the CD-ROM.



Please follow the instructions of the setup program to complete the driver installation.



When the installation is completed successfully, the host system is ready to use RDK9316 modules in a LabVIEW project.



3.3 RDK9316 COMPACT RIO LABVIEW DRIVERS

The driver application is demonstrated within a LabVIEW example project. To copy the driver components into a new project, use the drag & drop function.





The LabVIEW FPGA software driver for the RDK9316 module comprises eight driver VI's which control the serial data transfer between the modules and the FPGA via SPI interfaces. (Refer to the VI-library "SET_RDK_9316_Drivers.lvlib").

白 📑 SET_RDK_9316_Drivers.lvlib
🔚 🔜 Slot8_SET_RDK_9316_SPI_DRIVER.vi
🔜 Slot7_SET_RDK_9316_SPI_DRIVER.vi
- Slot6_SET_RDK_9316_SPI_DRIVER.vi
🔜 Slot5_SET_RDK_9316_SPI_DRIVER.vi
🔜 Slot4_SET_RDK_9316_SPI_DRIVER.vi
🔜 Slot3_SET_RDK_9316_SPI_DRIVER.vi
🛄 🔜 Slot1_SET_RDK_9316_SPI_DRIVER.vi

Each module slot applies to its own driver-VI

Each driver VI uses 2 FIFO buffers to communicate with the LabVIEW application. The FIFO buffers are organized in CommandIN-FIFOs and CommandOUT-FIFOs for bidirectional data flow from the application to the module and versus vice. Note that these buffers are predefined in terms of name and size and should not be modified to ensure correct operation.


🖨 📁 SPI Communication FIFOs
🚊 💋 Slot 1
🦾 🚻→ Slot1_CommandOut
🖕 🗊 Slot 2
🖨 📁 Slot 3
🗼 📁 Slot 4
🛓 📁 Slot 5
👍 📁 Slot 6
🛓 🗐 Slot 7
🛓 🗇 Slot 8

Each driver-VI uses two command FIFOs

The user interface is formed from eight slot specific "Functions-VIs", which perform the driver calls by use of the communication-FIFOs.


(Refer to the VI-library "SET_RDK_9316_Functions.lvlib").





Each slot applies a specific functions-VI

The folder "TypeDefs" gives data type definitions used within the drivers: error codes and module commands.




LabVIEW driver data type definitions

- USRCMD.ctl Defines the applicable RDK9316 commands
- RDKERROR.ctl Defines the driver error codes
- RDKCMD.ctl For driver internal use
- CALLSTATES.ctl For driver internal use
- FPGASTATES.ctl For driver internal use


The example project already covers all module slots with the maximum number of modules, which is four, when an R-Series Expansion Chassis is applied and up to eight modules for a cRIO-Chassis. The names of the modules in the project and the correlating modules I/O channels are pre-defined and should not be changed for correct operation.





The example project includes all module slots


The example project also defines all required data signals:



Example project data signal definitions

The example project modules can be copied to a new project. Alternatively, when the automatic LabVIEW module detection mechanism "Discover C-Series Modules" is used, attention on identifier assignment should be paid to avoid naming conflicts (refer to chapter 3.3.2.6).

Three example files are included to demonstrate the driver-VI application:



Tree example programmes for the R-Series Expansion Chassis and cRIO-Chassis

• SET_RDK_9316_Example_Slot_1.vi




Program example which demonstrates the application of a single RDK9316 module connected to slot 1 of a (PCI) FPGA R-Series Expansion-Chassis or a cRIO-Chassis.

- SET_RDK_9316_Example_Slot_1-4.vi Program example which demonstrates the application of four RDK9316 modules connected to a (PCI) FPGA R-Series Expansion-Chassis or a cRIO-Chassis.
- SET_RDK_9316_Example_Slot_1-8.vi Program example which demonstrates the application of eight RDK9316 modules connected to a cRIO-Chassis.



3.3.1 COPYING THE DRIVER FILES INTO NEW PROJECTS

The example below provides all software components to get started with a new project. To copy the files into the new project, simply use the drag&drop function. The example project demonstrates the driver operation on two different target platforms.



Example Project Structure

To integrate the LabVIEW diver into a new or an existing project, all files from the example project must be copied into the new project folder. Make sure that the file and folder names



are not modified during the copy process as the correct function of the drivers will be affected thereby.

C-\SET RDK-9316 LabVIEW Driver					
Datei Bearbeiten Ansicht Favoriten Eb	ores ?		-		
🔇 Zurück 🔹 🔘 🛛 🏂 🔎 Suchar	i 🗞 Ordner 🛄-				
Adresse 🛅 C:\SET RDK-9316 LabYIEW Driver		-	Wechseln zu		
	Name 🔺	Größe Typ			
Datei- und Ordneraufgaben 🔌	FRGA TypeDefs	Dateior Dateior	22212-11		
Andere Orte (*)	SET_BEK_9316.alases	1 KB ALIASE	S-Datei		
🥥 System (CI)	SET_RDK_9316.Wps	I KB LVLPS-I L.174 KB LabVIE	Datel W Project		
🕒 Elgene Dateien	SET RDK 93.5 Example Slot		W Instrument		
🚽 Arbeitsplatz	SET_RDK_9316vample_Slot	**************************************	W Instrument W Instrument		
Setzwerkungebung	SET_RDK_9316_EX. vole_Slot	72 KB LabviE	w instrument		
Details 🛞					27
	< i in		>		
8 Objekt(e) ausgewählt	1,42 MB	Figener Computer	and a		
	Aizesse C: My Project				👻 🛃 Wechseln zu
		× Name		Größe	Түр
	Datei- und Ordneraufgaben	FPGA VpsDe			Dateiordher Dateiordher
	Andere Urte		K_9016 alloses	t KB	ALIASES-Datei
		E SET N	K_9316 . Mas		LW.P5-Datei
	🥪 System (C;)		e 9916 loproj		LabVIEW Project
	🗋 Eigene Dateien		t6_Example_Slut K 9316 Example Slot	95 13	LabYIEW Instrument
	Arbeitsplatz		r_9316_Example_Slot	57,2217	LabYIEW Instrument LabYIEW Instrument
	S Netzwerkumgebung				Eachten albe dire k
	Details	8			
		<			
	8 Objekt(a) ausgewählt	1000	1,4Z MB	Bigarier Comp	uter

All files must be copied into the new project folder



3.3.2 NI PCI/PXI FPGA-CARD DRIVER APPLICATION

The example below demonstrates the driver integration for a NI PCI-FPGA card together with an R-Series Expansion Chassis.

3.3.2.1 CREATION OF A NEW PROJECT

When all driver files are copied into the new project folder, the example project is opened within the new project folder. To integrate the driver into an existing LabVIEW project, the target project must be opened subsequently. Alternatively, to start a new project "File \rightarrow New Project" must be clicked.

😫 Project Explorer -	TestProject.lvp	oroj 📃 🗖 🔀
<u>File E</u> dit <u>V</u> iew Project	<u>O</u> perate <u>T</u> ools	<u>W</u> indow <u>H</u> elp
New VI	Ctrl+N	🔜 🕶 🕐 🔥 🛼 🧊 🛃
<u>N</u> ew		
Open	Ctrl+0 Ctrl+W	
<u>⊂</u> lose Close All	Ctri+w	
Close All (this Project)		
		-
Save Save Ac	Ctrl+S).98)
Save <u>A</u> s Sa <u>v</u> e All	Ctrl+Shift+S	,,,,,,
Save All (this Project)	carroimero	0-9104)
Save for Previous Versio)n	
<u>R</u> evert		
New Project		ж)
Open Proj <u>e</u> ct		ж
Save Project		ж
Close Project		ж)
Page Se <u>t</u> up		PK)
Print		ж)
Print Window	Ctrl+P	ж) — ж)
VI Properties	Ctrl+I	Slot_1.vi
Recent Projects Recent Files		>
E <u>x</u> it	Ctrl+Q	

Opening the target project or creating a new project



3.3.2.2 CREATING A NEW FPGA-TARGET

Both project windows can be aligned as shown below. The driver components can be copied into a new project via drag-and-drop function Note that the STRG-key must be pressed during drag-and-drop to copy the element. Otherwise the element will be removed from the example project. To prevent faults, the following module installation sequence must be followed exactly.

😕 Project Explorer - SET_RDK_9316.lvpr 🗔 🗖 🔀	🔁 Project Explorer - Untitled Project 1 💦 🗖 🔀
File Edit View Project Operate Tools Window Help	Eile Edit View Project Operate Tools Window Help
🏝 🗃 📔 🗴 🖻 🕦 🗙 💕 🝕 🖼 🕶 🕐 🔥	🏠 🗃 🕼 🗴 🖻 🗅 🗙 🕵 🖬 🗔 🕶 🚰 🛕
Items Files	Items Files
🕞 🔛 Project: SET_RDK_9316.lvproj	🕞 🙀 Project: Untitled Project 1
🛱 🕎 My Computer	🛓 🕎 My Computer
🖨 🔯 FPGA Target (PCI-7833R)	🖶 🚼 Dependencies
Driver Components	🗤 📸 Build Specifications
TypeDefs	
BOK-9316 Module Channels SPI Communication FIFOs	
5 SET_RDK_9316_Drivers.lvlib	
ET_RDK_9316_Functions.lvlib	
💭 40 MHz Onboard Clock	
🖨 📠 Chassis1 (Connector 1)	
👥 Mod1 (Slot 1, SET 9314 RDK)	
- 👥 Mod2 (Slot 2, SET 9316 RDK)	
Build Specifications	
🚏 Dependencies	
🛶 📸 Build Specifications	
RT-CompactRIO-Target (0.0.0.0)	
⊖- 🎆 Chassis (cRIO-9104) 🖶 🔯 FPGA Target cRIO (RIO0, cRIO-9104)	
- R 40 MHz Onboard Clock	
- 👘 Mod2 (Slot 2, SET 9316 RDK)	
🌒 Mod3 (Slot 3, SET 9316 RDK)	
- 👥 Mod4 (Slot 4, SET 9316 RDK)	
🜓 Mod5 (Slot 5, SET 9316 RDK) 👘 Mod6 (Slot 6, SET 9316 RDK)	
- Mode (slot 6, SET 9316 RDK)	
- 🔜 SET_RDK_9316_Example_Slot_1.vi	
🔜 SET_RDK_9316_Example_Slot 1-8.vi	
🚏 Dependencies	

The driver components can be copied by use of the drag-and-drop function



To add a new FPGA-Target use the mouse and click (right button) onto the computer symbol and select: "New \rightarrow Targets and Devices".


📴 Project Explore	er - Untitler	d Pr	oject 1	
file Edit View Bro	oject Operate	· I	ools <u>Window</u> Help	
1 1 8 0 1 ×	HA D X		s: 🖬 🏧 + 🚰 🔥	品面と
Items Files		1		
2. Droject; Unit	ided Project 1			
🕀 🚺 My Car	Мем	×	YI	1
- 😤 Dep	Export		Mirtual Folder	
	Import	+	Control	
	Add		Library	
-	Arrange by		Yariable Class	
	Expand Al	<u>ت</u>	XControl	
	Colapse Al		MI-DAQma Task	
-	Help		MI-DAQne: Channel	
	Properties		NI-DAQmx Scale	
			Targets and Devices	
			New	

Select an existing FPGA-Target or define a new device.

And Targets and Devices on My Computer	X	🧧 Add Targets and Devices on My Computer	×
Targets and Devices		Targets and Devices	
Existing target or device		C Existing target or device	
Discover an existing target(s) or device(s).		Discover an existing target(s) or device(s).	
Existing device on remote subnet		Existing device on remote subnet	
No temp can be added to My Computer.		Rev Kerne can be added to My Computer.	
O New Larget or device		New target or device	
Greate a new target or device by type.		Create a new target or dovice by type.	
argets and Devices		Targets and Devices	
PR& Target Detecting devices		Comparison Comparison	



The new FGPA-Target is now added to the project-structure.



3.3.2.3 Adding An R-Series Expansion Chassis

To use an RDK9316 module together with a FPGA chassis, an "R-Series Expansion Chassis" must be appended to the actual project structure. Use the mouse and click with the right button onto the newly added FPGA-Target and select "New \rightarrow R Series Expansion Chassis".

Elle Edit Va	ew Project Operate I	ools Windi	w Help
1064	IXB (X	5 H	🖬 = 🚰 🔥 🗍 🕹 🥬 e
Items Ble	15	-	Short.
	ect: Untitled Project 1 My Computer		
194 1 44			IV
	Execute VI on) 	VI Virtual Folder
	Execute VI on	•	CONTRACTOR CONTRACTOR
	Execute VI on		Virtual Folder Control

Confirm the dialog with "OK".



Name	
Chassi	\$1
Locatio	ı
Conne	itor 1 💌
	over C Series modules
⚠	Discovering C Series Modules halts current FPGA execution and writes to digital lines on the FPGA target. Make sure you have an R Series Expansion chassis connected to the connector selected in the Location control.


The newly added R-Series Expansion Chassis is now included in the project structure:




3.3.2.4 Adding The RDK9316 Driver Components To A Project

To adopt the driver components to the new project the files must be copied **before** the RDK9316 modules are integrated.





3.3.2.5 Adding RDK9316 Modules To The Project Via Drag-And-Drop Function



As all driver components for all slots are already defined within the example project they will be copied with the drag-and-drop function. Components which are not used in the new application should be removed from the new project.



Caution:

Do not erase the contents of the libraries "SET_RDK_9316_Drivers.lvlib" and "SET_RDK_9316_Functions.lvlib".

3.3.2.6 Adding RDK9316 Modules To The Project Via The Discovery-Function

The LabVIEW function "Discover C-Series Modules" automatically detects and integrates cRIO modules which are plugged into an R-Series Expansion Chassis or a cRIO-Chassis.

It is important that the I/O names of the Module match the names expected by the driver. Normally the right I/O name is created by LabVIEW within the discovery function. However on some LabVIEW versions the I/O Names are different. In this case you need to change the names of the I/O's to the names used in the example project, or copy the I/O from the example project and delete the automatically created ones.

(PCI/PXI) FPGA-Target With R-Series Expansion Chassis:

Install the new (PCI/PXI) FPGA target together with the R-Series Expansion chassis within the new project (refer to 3.3.2.2). Activate the discovery function when the following window pops up:

Chassist Location Connector 1 Discover C Series modules Discover ing C Series Modules halts current FPGA execution and writes to digital lines on the FPGA targ Make sure you have an R Series Expansion chassis connected to the connector selected in the Location connected to the connector selected in the Location connected to the connector selected in the Location	Name				147	
Connector 1	Chassi	sta				
Discover C Series modules Discovering C Series Modules halts current FPGA execution and writes to digital lines on the FPGA targ Make sure you have an R Series Expansion chassis connected to the connector selected in the Location	Locatio	n				
Discovering C Series Modules halts current FPGA execution and writes to digital lines on the FPGA targ Make sure you have an R Series Expension chassis connected to the connector selected in the Location	Conne	ctor 1			~	
	A		C Series M			
	<u>^</u>	execution a Make sure y	r C Series M ind writes to you have an	o digital lines o nR Series Exp	on the FPGA ansion chass	targ sis

This initiates LabVIEW to check the chassis for cRIO modules.



Name		
Chassis	sL	
Location	1	
Cr 😥	Discovaring Devices	×
	Discovering C Series modules This operation may take several minutes.	
	connected to the connector selected in the bot control.	

When the search procedure is complete, LabVIEW visualizes the detected cRIO modules within the project structure as shown below. Additionally, for every detected module a virtual folder is automatically installed.

📴 Project Explorer - Untitled Project 1 * 🛛 🗔 🔀					
Eile Edit View Project Operate Tools Window Help					
*b 🕝 💋 X 🖻 🗅 X 🕵 尾 🖼 • 🥐 📐					
Items Files					
Project: Untitled Project 1 My Computer FPGA Target (PCI-7833R) Chassis1/Mod1 Driver Components Driver Components N: 40 MHz Onboard Clock Chassis1 (Connector 1) Chassis1 (Connector 1) Chassis1/Mod1 (Slot 1, SET 9316 RDK) Dependencies Build Specifications Build Specifications Build Specifications					

Now, the virtual folder "Driver Components" must be copied from the example project to the new FPGA target within the LabVIEW project.



cRIO-Chassis (with FPGA-Target):

When the cRIO chassis and FPGA target does not exist in the new application, yet it must be installed as shown in chapter 3.3.2.2: select "New \rightarrow Targets and Devices" device type "cRIO Realtime" by clicking the "+" button. LabVIEW now detects the connected cRIO chassis. On detection of the chassis it must be selected and "OK" must be checked.

LabVIEW then asks for the I/O acquisition mode. Select method "LabVIEW FPGA Interface".

Select Programming Mode	
Select the programming mode you want to start programming your selected system(s) with:	
Programming Mode	î.
◯ Scan Interface	
The Scan Interface enables you to use C Series modules directly from LabVIEW Real-Time.	
LabYIEW FPGA Interface	
The LabVIEW FPGA Interface enables you to use C Series modules from LabVIEW FPGA VIs.	
Note: Selecting LabVIEW FPGA Interface mode stops any Scan Interface mode applications running on the system(s).	
Continue Cancel Help)

When a new chassis is added, LabVIEW automatically triggers the "Discover C-Series Modules" procedure. Note that this procedure must be confirmed when a chassis acquisition has already taken place, previously.

💫 has been pro	on 'NI-cRIO9014-01377B38 (192.168.10.60) pgrammed and may be in use. Series modules halts current FPGA execution and
Discovering C :	
	e of output channels.



LabVIEW now detects newly installed cRIO modules. The external supply is not required for module detection.

101

On completion of the detection process, LabVIEW adds the detected modules to the project structure as illustrated below. Additionally, a virtual I/O-folder for every new module is automatically installed within the project.

😰 Project Explorer - Untitled Project 1 * 🛛 🔲 🔀
Eile Edit <u>V</u> iew Project Operate Iools <u>W</u> indow Help
*1 🗗 🕼 X 🗅 🗅 X 🕵 🖬 🖽 - 🥐 🔥
Items Files
 Project: Untitled Project 1 My Computer Build Specifications Build Specifications Chassis (cRIO-9104) FPGA Target cRIO (RIO0, cRIO-9104) FPGA Target cRIO (RIO0, cRIO-9104) Mod1 Mod1 Mod1 (Slot 1, SET 9316 RDK) Dependencies Build Specifications Build Specifications Build Specifications

Now, the virtual folder "Driver Components" must be copied from the example project to the new FPGA target within the LabVIEW project.




3.3.2.7 ADDING **FPGA** EXAMPLE-APPLICATIONS

To illustrate the driver use three small example programs are shipped. The files demonstrate


- the driver application together with a single RDK9316 module installed on slot 1
- the driver application together with four RDK9316 modules
- the driver application together with eight RDK9316 modules

Use the copy & paste function to copy these examples into the new application.





All driver components and the example application are now added to the new project.



3.3.2.8 SAVING THE PROJECT

Prior to the project compilation it must be saved. To do this, "File \rightarrow Save All" must be clicked. When a new project is saved, a file name must be entered.



3.3.2.9 COMPILING AND RUNNING THE EXAMPLE APPLICATION

Open the *"*SET_RDK_9316_Example_Slot_1.vi" file within the project structure to start the slot 1 single module application example. Then click the run button.

CCTS	ET RDK 9316 - Resol	ver Demodulator Kit	Stop Cycle Perio
	ET RDK 9316 - Resol est Application for 1	single Slot (Slot 1)	Program SII us
RDK 9316 Resolver Post 360_ 300 -	ition		
220- 200- 150- 100-			
A DECEMBER OF A			
50÷ 0÷,			
0 50 100 150	200 250 300 350 400 450 Th	500 550 600 650 700 750 me Step	1 000 850 900 950 1023
			ProgramControl
0 50 100 150	Ti Excitation Settings Amplitude [mV]	me Step Commands Raw Position Value	ProgramControl Last command sent
0 50 100 150 Input Sinvoltage READ D mV	Th Excitation Settings Amplitude (mV) READ 7000 SET	me Step Commands	ProgramControl Last command sent Read Position
0 50 100 150	Ti Excitation Settings Amplitude [mV]	me Step Commands Raw Position Value 0	ProgramControl Last command sent
0 50 100 150 Input Shvoltage READ D mV Cosveltage	Ti Excitation Settings Amplitude (mV) READ 7000 SET Frequency (Hz) READ 10000 SET Bato	me Step Commands Raw Position Value D Resolver Position Resolver Resolution Resolver Resolution	ProgramControl Last command sent Read Poston Last command received Read Poston Errors
0 50 100 150 Input Shvoltage READ D mV Cosveltage	Ti Excitation Settings Amplitude [mV] READ 7000 SET Frequency [Hz] READ 10000 SET	me Step Commands Raw Position Value 0 Resolver Position 0	ProgramControl Last command sent Read Poston Last command received Read Poston Errors Errors ErrorCount 0
0 50 100 150 Input Shvoltage READ D mV Cosveltage	Ti Excitation Settings Amplitude (mV) READ 7000 SET Frequency (Hz) READ 10000 SET Bato	me Step Commands Raw Position Value D Resolver Position Resolver Resolution	ProgramControl Last command sent Read Poston Last command received Read Poston Errors

Now the compilation process starts and may take up to 60 minutes. Note that the number of modules used in the application has an impact on the compilation time as every module uses separate driver-VIs, function-VIs and FIFOs.



On completion of the compilation process LabVIEW visualizes the compilation results:

Compilation Status		
Compilation Status Build Specifications Compilation Status Compilation	Status Complete Reports Configuration Project: TestProject.lvproj Target: FPGA Target cRIO (RIO0, cRIO-9104) Build Specification: RDK9316 Top level VI: SET_RDK_9316_Example_Slot_1.vi Compiling on local compile server Compilation Tool: Xilinx 10.1 Start Time: 21.02.2013 11:50:41 Run when loaded to Fpga: FALSE Xilinx Options	End time 12:02:41
	Design Strategy: Balanced Synthesis Optimization Goal: Speed Synthesis Optimization Effort: Normal Map Overall Effort Level: Default Xilinx setting Place and Route Overall Effort Level: Standard	<u> </u>
	The compilation completed successfully,	Close 🔻 Help 🛐


3.3.3 Using The Driver Together With A NI RealTime CompactRIO

Though the procedure illustrated before refers to a PCI-/PXI FPGA-Target, all driver components are fully compatible with a cRIO target. The only exception is the eight-slot example application which is only operable on an eight-slot cRIO chassis.



3.4 CONNECTING THE RESOLVER

To make the RDK9316 ready for use plug the module into the correct slot of the cRIO Chassis. Make sure, to select the correct slot according to the LabVIEW project definition. Then connect the modules external power supply ($9V_{DC} - 36V_{DC}$) as shown below. Connect the Resolver interface as shown below (see also paragraph 5.7 Connector Pinout).



3.5 RUNNING THE APPLICATION EXAMPLE

Make sure that:

- ✓ Application compiling process is complete
- ✓ The module is plugged into the correct slot according to the application
- ✓ The Resolver and the external supply is connected

The Application Example can now be started by clicking the "Run"-Button in LabVIEW.

Use parameters *Amplitude* [mV] *and Frequency* [Hz] to adjust the excitation signal to the correct level. For a precise demodulation process the RDK9316 must be adapted to the signal transfer ratio of the Resolver. This is accomplished by executing the function "*Auto Ratio*" which automatically adjusts the RDK9316 module to the Resolver transfer ratio. Note that the Resolver must be connected to the module for this process. When the Resolver type is changed, make sure to execute "*Auto Ratio*" again.



4. APPLICATION DEVELOPMENT

4.1.1 RDK9316 DRIVER AND COMMUNICATION

The RDK driver package includes eight driver-VIs, eight functions-VIs and 16 communication-FIFOs which are used internally. The driver- and function-VIs are located in two different libraries, "SET_RDK_9316_Drivers.lvlib" and "SET_RDK_9316_Functions.lvlib". All driver components are located in the project structure of the shipped example projects (folder "Driver Components").

RDK9316 Driver-VI's:

The driver VI's control the SPI communication between the FPGA and the RDK9316 modules and operate as server. These VI's wait for an application call. On reception of an instruction they communicate with the modules via SPI and return the response data to the calling process.

RDK9316 Functions-VI's:

The Functions-VI's provide the user interface for the application and transfer instructions and data to the driver VI's. These VI's act as clients for the transfer instructions and data to the driver-VI's.

4.1.1.1 DRIVER-VI IMPLEMENTATION

The implementation of the RDK9316 drivers into a LabVIEW application takes place by simply locating the relevant VI's on the main programs block diagram. Each chassis slot uses its own driver-VI.

SLOT 1	SLOT 2	SLOT 3	SLOT 4	SLOT 5	SLOT 6	SLOT 7	SLOT 8
SET	SET	SET	SET	SET	SET .	SET	SET
RDK SPI DRV Slat 1	SET RDK SPI DRV Slat2	SET RDK SPI DRV Slat 3	SET RDK SPI DRV Slat 4	RDK SPI DRV Slat5	RDK SPI DRV Slat 6	SET BDK SPI DRV Slat 7	RDK SPI DRV Slat 8


When the LabVIEW application is started, all involved driver-VI's are also processed. The driver-VI's act as server and wait for instructions from the application.

<u>Important notice</u>: As the driver VI's are processed continuously when the application program is operated, it is important to locate them in such a way as not to jam up the rest of the program code. When the driver-VI's are used inside a loop or a sequence please note that all included driver-VI's must be closed before the loop or sequence continues.



4.1.1.2 TRIGGERING RDK9316 FUNCTIONS VIA FUNCTIONS-VIS

The functions-VI's are located in the "SET_RDK_9316_Functions.lvlib". Note that every chassis slot requires a specific functions-VI.



Calling a RDK9316 function via the Functions-VI

When a Function-VI is executed, instructions and data are transferred to the applicable FIFOs "SlotN_CommandIN". The applicable driver-VI then communicates with the RDK9316 module via the driver internal FIFO "SlotN_CommandOUT".

	··.♦ Slot1_CommandOut +
Write	Read
 Element 	Element
Timeout	Timeout
Timed Out?	Timed Out?

Driver internal FIFOs for data transfer between Function-VI and Driver-VI (Slot1 example)

4.1.1.3 INITIALISING AND CLEARING THE FIFO BUFFERS

To ensure a correct data transfer it is essential to clear the FIFO contents during the programs initialisation sequence. This is accomplished by executing the "Clear" function after program start.

<u>Important notice</u>: Execute the "Clear" instruction <u>before</u> the drivers (which are part of the block diagram) are operated.



The example below illustrates the FIFO buffer clearing of an application which uses eight modules:

Intersection → Slot1_CommandIn +++			
Clear	Clear		
** Slot2_CommandIn +	··→ Slot2_CommandOut {		
Clear	Clear		
•+ Slot3_CommandIn +	··→ Slot3_CommandOut -		
Clear	Clear		
⊶ Slot4_CommandIn -	··+ Slot4_CommandOut ∰		
Clear	Clear		
•+ Slot5_CommandIn			
Clear	Clear		
• Slot6_CommandIn			
Clear	Clear		
•+ Slot7_CommandIn +	··+ Slot7_CommandOut ∰		
Clear	Clear		
•• Slot8_CommandIn	•+ Slot8_CommandOut #		
Clear	Clear		

Clear all used Communication-FIFOs on Startup


Clearing all (used) communication FIFOs during program start



4.1.1.4 APPLICATION TO MODULE COMMUNICATION DIAGRAM

Communication with a single RDK9316 module:

The diagram below illustrates the communication scheme between application, Function-VI, Driver-VI and RDK9316 module (slot 1). From the diagram it can be noticed that the Driver-VI of the FPGA driver (slot 1) is located outside and parallel to the code section which triggers the instructions. However, the Function-VI may be used within any LabVIEW structure like loops, cases or sequences. Furthermore, multiple calls are allowed which then are operated sequentially. Note that the Function-VIs use non-re-entrant structures.




Communication between application and RDK9316 module

Communication with multiple RDK9316 modules:

The diagram below illustrates the communication scheme between application, Function-VI, Driver-VI and multiple RDK9316 modules. From the diagram it can be noticed that the Driver-VIs of the FPGA drivers are located outside and parallel to the code section which triggers the instructions. However, the Function-VI may be used within any LabVIEW structure like loops, cases or sequences. Furthermore, multiple calls are allowed which then are operated sequentially. Note that the Function-VIs use non-re-entrant structures.





Communication between application and multiple RDK9316 modules



4.2 RDK9316 DRIVER-INSTRUCTIONS

The RDK9316 driver instructions are defined within the type definition file "USRCMD.ctl". Refer to this file to note the ring type structure. The instruction names thus correlate with an identification number which is given in brackets (), below.

Command execution requires a specific execution time and varies due to asynchronous processing principles. Hence a timeout must be defined for an instruction call which by default is 40.000.000 system ticks (equal to 1 second for a 40MHz FPGA). When no timeout is connected to the input terminal of the Function-VI, the default timeout value is active. To specify a timeout longer than the default value, the input must be connected to a new timeout value. Note that specifying a timeout less than 40.000.000 has no effect because the default value cannot be reduced. If an instruction processing takes longer than the specified timeout, a fault is generated from the driver (refer to the drivers fault codes).




This instruction reads the actual resolver position. The data scaling is binary data within the range of 0..65535 equal to 0°..360-(360/65536)°. Note that the 0..65535 data range is independent from the selected resolver resolution. It takes 24us (+/-1us) to receive the position data; i.e. the resolver position has already changed when the position data is received. This "position delay" can be calculated by

Delta Position [arcmin] = Angular Speed [arcmin/s] * 24us


The maximum position sampling rate for cyclic reading is 40kHz. To calculate the resolver position in engineering units use the following equation:

$$\varphi_{DEG} = DATA \cdot \frac{360}{65536}$$


Note that dividing by 65536 equals a logical shift of 16!



This instruction reads the programmed amplitude of the excitation voltage. The return data format is a 16bit engineering value in $[mV_{RMS}]$.



This instruction reads the programmed frequency of the excitation voltage. The return data format is a 16bit engineering value in [Hz].



This instruction reads the programmed resolver transformation ratio (RAT). The return data format is a 16bit engineering value with dimension $[^{1}/_{00}]$.

RAT = $100 [^{1}/_{00}]$ equal transformation ratio = 0.1 RAT = $1000 [^{1}/_{00}]$ equal transformation ratio = 1.0

Instruction [U8]:	<u> Tx-Data [U8]:</u>	Receive-Data [U16]:	<u>Data Sink:</u>
Read Sine Input (6)	no data	Sine Input Voltage [mV _{RMS}]	RDK9316 Controller
	Read Sinu	SLOT 1 Is Voltage Version SET RDK Function Function	

This instruction reads the sine input channel voltage amplitude filtered with 50Hz. The return data format is a 16bit engineering value with dimension $[mV_{RMS}]$. This value is NOT for Position calculation and updated only 9 times per Second

Instruction [U8]:	<u> Tx-Data [U8]:</u>	Receive-Data [U16]:	<u>Data Sink:</u>
-------------------	-----------------------	---------------------	-------------------



Read Cos Input (7) no data

Cos Input Voltage [mV_{RMS}] RDK9316 Controller



This instruction reads the sine input channel voltage amplitude filtered with 50Hz. The return data format is a 16bit engineering value with dimension $[mV_{RMS}]$. This value is NOT for Position calculation and updated only 9 times per Second

Instruction [U8]:	<u> Tx-Data [U8]:</u>	Receive-Data [U16]:	<u>Data Sink:</u>
Set Amplitude (9)	Excit. Amp.[mV _{RMS}]	Excit. Amp.[mV _{RMS}]	RDK9316 Controller
	Set Am	plitude Test	

This instruction programs the excitation amplitude. The data format is a 16bit engineering value with dimension $[mV_{RMS}]$.

Valid Amplitude Range: 2000 [mV_{RMS}].. 7000 [mV_{RMS}]

Instruction [U8]:	<u>Tx-Data [U8]:</u>	Receive-Data [U16]:	<u>Data Sink:</u>
Set Frequency (10) Excit. Frequ.[Hz]		Excit. Frequ.[Hz]	RDK9316 Controller
Set Fr		suency V SET	

This instruction programs the excitation frequency. The data format is a 16bit engineering value with dimension [Hz].

Valid Frequency Range:

1000 [Hz].. 10000 [Hz] for 14 and 16Bit 2000 [Hz].. 10000 [Hz] for 10 and 12Bit



Instruction [U8]:	<u> Tx-Data [U8]:</u>	Receive-Data [U16]:	<u>Data Sink:</u>
Set Ratio (11)	Resolver Ratio[⁰ / ₀₀]	Resolver Ratio[⁰ / ₀₀]	RDK9316 Controller
SEDT 1			

500

This instruction programs the resolver ratio. The data format is a 16bit engineering value with dimension $[^{0}/_{00}]$.

Valid Ratio Range:	$100 [^{0}/_{00}] 1000 [^{0}/_{00}]$
Example:	100 $[^{0}/_{00}]$ equal transformation ratio = 0,1 1000 $[^{0}/_{00}]$ equal to transformation ratio = 1,0


Important notice: It is important to program the correct resolver ratio to get the full RDK9316 precision.

Instruction [U8]:	<u> Tx-Data [U8]:</u>	Receive-Data [U16]:	<u>Data Sink:</u>
Set Resolution Mode (8)	Res.Mode	Res.Mode	RDK9316 Controller
	Set Resolution	SLOT 1 Mode V SET	

This instruction programs the position resolution. The data format is enumeration according to the following table.

Valid position resolution data:	Data = 0, equal to High Resolution (16 bit)
	Data = 1, equal to Normal Resolution (14 bit)
	Data = 2, equal to High Speed (12 bit)
	Data = 3, equal to High Speed (10bit)

Note: The command fails if changing to 12 or 10 Bit while having a Excitation Frequency below 2000Hz. Change the frequency first to a value >= 2000Hz if setting Resolution to 12 or 10 Bit



This instruction initiates the automatic resolver adaption (refer to chapter4.6.) and returns the evaluated resolver ratio.

Valid Ratio Range: $100 [^{0}/_{00}]$.. $1000 [^{0}/_{00}]$

SET9010MAN0100 Issue: 01	User Manual RDK9316		L SET
Example:		ansformation ratio = 0,1 transformation ratio = 1,0)
Instruction [U8]:	<u> Tx-Data [U8]:</u>	Receive-Data [U16]:	<u>Data Sink:</u>
Reset Device (15)	No Data	No Data	RDK9316 Controller
	Reset Device V SET FURCE		

This instruction resets the RDK9316 module. Note that a module reset requires appr. 100ms processing time. When data is sent to the module while the module is processing a reset the module fault "NO MODULE" will occur.

Instruction [U8]:	<u> Tx-Data [U8]:</u>	Receive-Data [U16]:	<u>Data Sink:</u>
Close Device (16)	No Data	No Data	FPGA Driver-VI
	Close Devic		

This instruction stops and terminates the applicable FPGA driver-VI.

Note: when the application is terminated or the actual part of code (which includes the driver-VI's) is left, each driver-VI which was previously launched must be terminated with the "Close Device" instruction before.

Error Code [U8]	Error Type	Error Detection	Description
0	No Error	none	If no error has appeared during communication with the RDK9316 module, the received telegram has error code "0".
1	Unknown Command	RDK9316 module	This error occurs when the RDK9316 module receives an unknown instruction code.
2	Communication Error	RDK9316 module	This error occurs when the FPGA aborts a telegram transmission to the RDK9316 module or when the SPI timing constraints are exceeded.
3	Invalid Parameter	RDK9316 module	This error occurs when the parameter "Data" is out of range.

4.3 RDK9316 DRIVER ERROR CODES



Error Code [U8]	Error Type	Error Detection	Description
8	Excitation ShortCircuit	RDK9316 module	This error occurs if the Excitation is in Short Circuit and deactivated due to thermal limits. The Excitation will be disabled for 5 seconds and the Error will remain 10 more seconds. Regularly driving the Excitation in its thermal limit will degrade performance!
100	No Module	FPGA Driver-VI	This error occurs when no RDK9316 module is connected to the applicable slot. Note that this error also occurs when module access takes place while the module processes a reset instruction.
101	Module Busy	Functions- VI	The busy signal to the FPGA indicates module readiness. When a time consuming instruction is processed by the module, the busy signal becomes valid for a certain amount of time. However, if a new instruction is sent to the module while the module still processes a previous instruction (and therefore the busy line still is active), the FPGA driver waits for the busy line to return to the ready state. The maximum idle time for the FPGA driver is a default value and can be increased from the user. When the specified timeout is exceeded, the error "Module Busy" is generated by the functions-VI.
103	Transmit Incomplete	FPGA Driver-VI	This error occurs when the RDK9316 module aborts telegrams or exceeds the SPI timing constraints.
104	Wrong SPI Answer	Functions- VI	This error occurs when the replied telegram does not match with the instruction telegram.
			Note: This error may occur subsequently to a module power interrupt while the application is still running. However, this is only a singular error and only possible during the execution of a position read instruction.
105	FIFO Timeout	Functions- VI	This error occurs if a FIFO fault takes place during data transfer from the functions-VI to the applicable driver-VI.
			Note: To reset this error scenario, both communication FIFOs (SlotN_CommandIN und SlotNCommandOUT) of the applicable module must be cleared with the "Clear" instruction as shown below:
			••• Slot1_CommandIn + - ••• Slot1_CommandOut + - Clear Clear



Error Code [U8]	Error Type	Error Detection	Description
106	Power Error	Functions VI	This Error occurs if the external Supply of the Module is not in it's limits.
107	Loose of Tracking	RDK9316 Module	This error occurs if one of the following conditions exists:
			 Loose of Signal : Sin and Cos Inputs both less than 500mV Loose of Tracking: Resolver is moving to fast, the error is over ~100 LSB 180° phase error detection (false null). (corrected after detection)

4.4 MODULE IDENTIFICATION UNDER LABVIEW

LabVIEW automatically detects the cRIO module type (Discover C-Series Modules), even if the external Supply is not applied. Please see Chapter 3.3.2.6 for further instructions.

4.5 SAVING THE SETUP

The RDK9316 automatically saves the setup in a non-volatile memory. After a power interruption the last set Parameters are active when the Module is switched on.

4.6 AUTO RATIO


The Auto Ratio function (Do Auto-Ratio) automatically adjusts the RDK9316 to the transfer ratio of the connected Resolver. The Auto Ratio must be triggered when the type of Resolver is changed or a Resolver is connected to the module for the first time. Note that position readings may be incorrect or out of tolerance when the module is not adjusted to the Resolver transfer ratio.



5. TECHNICAL SPECIFICATION

5.1 HOUSING

- NI CompactRIO 9952 Standard Housing
- Dimensions: appr. 71mm x 72mm x 23mm



5.2 EXTERNAL POWER SUPPLY

- Supply Voltage: $9V_{DC} 36V_{DC}$
- Power Consumption: max. 1.5 Watt without Resolver

Caution:

The external power supply input is isolated from the cRIO chassis signals with a maximum isolation voltage of $50V_{DC}$. Note that the excitation output and the Sine/Cosine input signals are galvanically connected to the external power supply.

5.3 EXCITATION OUTPUT

•	Frequency:	1kHz – 10kHz, adjustable via software (14 / 16Bit) 2kHz – 10kHz, adjustable via software (10 / 12Bit)
٠	Amplitude:	2V _{RMS} – 7 V _{RMS} , adjustable via software
٠	Current:	max. 120mA _{RMS}

Caution:

The excitation output can be damaged when a power source is connected to its terminals. Driving the excitation regularly in short circuit condition will degrade performance!



5.4 SINUS AND COSINE SIGNAL INPUTS

- Voltage Range: $2V_{RMS} 7V_{RMS}$
- Zin (differential): 54kOhm
- Zin (single-ended): 27kOhm

Caution:

The signal inputs can be damaged, when the input voltage exceeds a limit of 40V_{peak}.

5.5 POSITION PROCESSING

 Resolution: 10/12/14/16Bit, adjustable via software
 Accuracy: up to 5.6 Arc min
 Settling Time (179°-step): 2 ms (10Bit) 8ms (12Bit) 20ms (14Bit) 50ms(16Bit)
 Tracking Rate: 1 600 rpm (16Bit) 3 700 rpm(14Bit) 15 000 rpm (12Bit) 30 000 rpm(10Bit)

5.6 Environmental Conditions

Temperature Range: 0°C - 70°C
Humidity: 10% - 90% relative, non-condensing



5.7 CONNECTOR PINOUT

User Interface Connector (25-pin Sub-D / male):

Pin	Function
1	V _{SUP}
2	СОМ
3	GND
4	+SIN
5	-SIN
6	GND
7	+COS
8	-COS
9	GND
10	+EXC
11	-EXC
12 - 25	n.c.

6. MODULE CALIBRATION

The RDK9316 is calibrated when shipped. A recalibration can be done by SET GmbH.

7. MODULE MAINTENANCE

No maintenance is required for the RDK9316 module.

8. SERVICE ADDRESS

For technical support contact the SET service address:

SET GmbH August-Braun-Str. 1 88239 Wangen/Allgäu Germany Tel.: +49 (0)7522 91687-600 Fax: +49 (0)7522 91687-899 e-Mail: <u>support.crio@smart-e-tech.de</u>